Regviz

Silicon Labs /EFR32MG21A020F512IM32 /MODEM_S /DCCOMP

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DCCOMP

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/MODEM_S/DCCOMP#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DCESTIEN)DCESTIEN 0 (DCCOMPEN)DCCOMPEN 0 (DCRSTEN)DCRSTEN 0 (DCCOMPFREEZE)DCCOMPFREEZE 0DCCOMPGEAR 0 (FULLSCALE)DCLIMIT

DCLIMIT=FULLSCALE

Description

No Description

Fields

DCESTIEN

DC Offset Estimation Enable
DCCOMPEN

DC Offset Compensation Enable
DCRSTEN

DC Compensation Filter Reset Enable
DCCOMPFREEZE

DC Offset Compensation Filter Freeze
DCCOMPGEAR

DC Offset Compensation Filter Gear
DCLIMIT

DC offset limit

0 (FULLSCALE): 1000 mV

1 (FULLSCALEBY4): 250 mV

2 (FULLSCALEBY8): 125 mV

3 (FULLSCALEBY16): 62 mV

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data